This paper presents a 6-bit vector-sum phase shifter with half-quadrant control technique for Ku-band phased arrays. In this paper, the gain and phase symmetry in each quadrant is studied. Based on the gain and phase symmetry in vector-sum phase shifter, the half-quadrant control technique is proposed to simplify the complexity of phase control, phase measurement and phase calibration for large-scale phased arrays. Besides, a phase optimization method without extra phase settings is proposed to achieve low phase error. As results, the measured 6-bit RMS phase error is 1.6 • ∼ 2.3 • across 13 ∼ 17 GHz with only 64 different phase states, demonstrating the brevity and accuracy of phase control simultaneously. With the same phase optimization, six chips are measured and the maximum deviation of RMS phase error is < 0.3 • . The measured peak gain is 3.8 dB at 14.5 GHz, and the measured 3-dB frequency band is 13.4 ∼ 15.5 GHz. The measured RMS gain variation is 0.85 ∼ 1 dB across 3-dB frequency band. The input-referred P1dB is > −11.4 dBm. The chip consumes 29.7 mW with 1.8 V supply and occupies 0.9 × 1.45 mm 2 . This work is fabricated in TSMC 180-nm CMOS technology.
I. INTRODUCTION
There is continuous interest in developing new technique to improve the resolution of phase shifter, because of the demanding for accurately beam steering and beam forming in phased-array systems. Phase shifters can be implemented in passive type and vector-sum type. Generally, passive phase shifters are implemented with reflective-type phase shifter (RTPS), switched-type phase shifter (STPS) and transmission line based phase shifter (TLPS) [1] - [3] . The RTPS has compact size and moderate insertion loss [3] . However, limited by the bandwidth of quadrature hybrid and reflective loads, the RTPS features narrow bandwidth. For the STPS and TLPS, high resolution is achieved by cascading multiple cells together. Therefore, high resolution STPS and TLPS suffer from high insertion loss and large chip size. Compared with passive phase shifter, the vector-sum phase shifter features The associate editor coordinating the review of this manuscript and approving it for publication was Woorham Bae . low linearity and power consumption. However, vector-sum phase shifter can provide high resolution with flexible phase calibration, compact size and positive gain [4] - [6] , [8] , [11] . Hence, vector-sum phase shifter is widely used in millimeterwave phased arrays [7] , [9] , [10] , where small signals will be processed.
In vector-sum phase shifter, the phase shifting is controlled by scaling the amplitudes of quadrature vectors with variable gain amplifiers (VGA). Therefore, the gain control accuracy has great influence on the phase resolution. In order to improve gain control accuracy, the VGA in vector-sum phase shifter is typically designed with 5-or 6-bit resolution [6]- [9] . With the high control resolution VGA, the ability of flexible phase calibration and improved phase resolution are achieved. However, the high control resolution VGA leads to abundant gain combinations between I-and Q-path VGA and generates a large number of phase settings. Before applying phase shifter in systems, those phase settings need to be measured to conduct phase calibration. Such as the VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ measured results shown in [6] and [8] . As results, the phase shifting measurement and phase calibration in large-scale phased arrays become very complicated. In order to alleviate this problem, the half-quadrant control technique based on the gain and phase symmetry is proposed. The block diagram of the proposed 6-bit phase shifter is shown in Fig. 1(a) , and the gain and phase symmetry is illustrated in Fig. 1(b) . As shown in Fig. 1(b) , by swapping the gains of VGA in I-and Q-path, two phases centered on 45 • will be generated. Based on this mechanism, the 360 • is divided into eight identical regions, which is shown in Fig. 1(c) . In each region, the number of phase states is one half of that in conventional vector-sum phase shifter. Thus, the number of phase settings is substantially lowered. As results, the proposed phase shifter achieve 6-bit phase resolution with only 64 different phase states. The measured RMS phase error is 1.6 • ∼ 2.3 • across 13 ∼ 17 GHz, demonstrating high phase resolution and low phase control complexity at the same time.
This paper is organized as follow. In section II, the circuit design of the proposed phase shifter is presented in detail. The measurement results are shown in Section III, and this paper is concluded in Section IV.
II. CIRCUIT DESIGN
The block diagram of the proposed phase shifter is shown in Fig. 1(a) . The input signal (V in ) is converted into quadrature vectors (V I , V Q ) by a single-ended I/Q generator. Then V I and V Q are scaled by VGA and converted into differential current signals (I+, I-, Q+, Q-) with single-to-differential (S2D) circuit. Finally, the differential quadrature vectors are added in current domain and converted into voltage signal (V out ) with the output balun. The gains of VGA and the polarities of the differential quadrature vectors are controlled by the control circuit. The schematic of the proposed phase shifter is shown in Fig. 2 .
A. SINGLE-ENDED I/Q GENERATOR
The schematic of the single-ended I/Q generator is shown in Fig. 2 . It consists of the resistor based power divider (R 1 ∼ R 3 ), T-type high-pass filter (T-HPF, C 3 , C 4 and L 2 ) and π-type low-pass filter (π-LPF, C 1 , C 2 and L 1 ). The 90 • phase difference is generated between V I and V Q . Both the HPF and LPF can be implemented in T-type and π-type [5] . So there are four combinations (T-LPF & T-HPF, T-LPF & π-HPF, π-LPF & T-HPF, π-LPF & π-HPF) that can generate the 90 • phase difference. For the consideration of chip size, the T-HPF and π-LPF are chosen because each of them only contains one inductor. The simulated phase and amplitude mismatches are < 1 • and < 0.2 dB across 13 ∼ 17 GHz, respectively, which are shown in Fig. 3 . 
B. PHASE COMPENSATED VGA (PC-VGA)
The schematic of VGA is shown in Fig. 2 . The common gate amplifier, composed of M 1 , is employed to provide impedance match with I/Q generator. The variable gain stage consists of M 2 and M 3 . In order to reduce additional phase shift, the capacitor C 8 and the inductor L 5 are used as series feedback elements [13] . The maximum gain tuning range of VGA is simulated and shown in Fig. 4(a) . At 14 GHz, the gain of VGA varies from about −26 dB to 5 dB with bias voltage of 0 ∼ 1.8 V, demonstrating the maximum gain tuning range of about 31 dB at 14 GHz. When used in the phase shifter, the gain tuning is achieved by changing the bias current of VGA. Compared with tuning the bias voltage, tuning bias current is more accurate versus process variation, supply voltage variation and temperature because of the application of current mirrors in control circuit. The gain control circuit is shown in Fig. 2 . The gain tuning range of VGA is designed about 26 dB to achieve 6-bit phase resolution [12] . As shown in Fig. 2 , I denotes the bias current of M 2 and M 3 . In order to achieve 26 dB gain tuning range, the bias current of VGA is tuned from 18 uA to 4 mA, which is shown in Fig. 4 (b) ∼ (c). With I varying from 18 uA to 4 mA, the simulated gain and phase variation of VGA are shown in Fig. 4 . The maximum gain variation of VGA is about 23 ∼ 28 dB across 13 ∼ 17 GHz. The simulated maximum phase variation is about −7 ∼ 14 • across 13 ∼ 17 GHz. When working in phase shifter, the corresponding bias voltage tuning range is about 374 ∼ 823 mV, which is shown in TABLE 1.
C. VECTOR SYNTHESIZER
As shown in Fig. 2 , the vector synthesizer comprises two single-to-differential (S2D) amplifiers, one output balun and a current adder. Because the quadrature vectors flowing into vector synthesizer are single-ended, so the phase shifter can only cover 90 • . In order to cover 360 • , the quadrature vectors are converted into differential signals (I+, I-, Q+, Q-) with S2D amplifier. In S2D amplifier, balun1 is used to translate the single-ended signal to differential one. Transistors M 4 ∼ M 7 work as quad-switch and can reverse the polarity of differential signal. By guiding the current flowing through quad-switch to travel through M 8 , current-reuse technique is achieved to provide higher gain [5] . The differential quadrature vectors are directly added in current domain with the passive current adder.
The current path and layout of current adder are shown in Fig. 5 . Balun2 works as inductive load of the vector synthesizer and translates differential current signal to single-ended voltage signal. The electro-magnetic simulation results of balun1 and balun2 are shown in Fig. 6 . By carefully optimizing the offset of stub, the simulated phase and amplitude imbalances of balun2 are < 1 • and < 0.1 dB across 13 ∼ 17 GHz, respectively. For balun1, its phase and and have 8 different states. In this work, I 23 (V b,1 ) is always no bigger than I 24 (V b,2 ). The output phase of the phase shifter is given by
where G(V b ) denotes the gain of VGA with respect to its bias voltage V b . In this work, assuming that the VGA always stays away from gain saturation region, therefore the gain of VGA will increase with its bias. When Bit2 = 0, V b,I = V b,2 and V b,Q = V b,1 . Then equation (1) is rewritten as
Because of V b,2 > V b,1 , so G(V b,2 ) is bigger than G(V b,1 ) and θ 1 is between 0 • and 45 • . When Bit2 = 1, V b,I = V b,1 and V b,Q = V b,2 . Then equation (1) is rewritten as equations (3) and (4). 
Therefore, θ 2 is between 45 • and 90 • . From equations (2) ∼ (4), it can be concluded that when
then
Equations (5) and (6) demonstrate the gain and phase symmetry. According to equations (5) and (6), two complementary output phases are generated by exchanging the gains of VGA in I-and Q-path, making phase control greatly simplified. The gain exchanging is achieved by swapping their bias voltage, which are controlled by signal Bit2 and the DPDT switch. In this manner, the 90 • range is divided into two regions, while the 360 • range is divided into eight regions. Each region only covers 45 • and the number of phase states is half of that in conventional phase shifter. In this work, the phase in each region is controlled by Bit3 ∼ Bit5, while the phase rotation among regions is controlled by Bit0 ∼ Bit2. The mapping between regions and control signals is shown in Fig. 7 . Signal Bit2 exchanges the gains of VGA, making phase shifter cover 90 • . Signals Bit0 and Bit1 are used to reverse the polarities of differential signals (I+, I-) and (Q+, Q-). As a result, the phase shifter covers 360 • .
For a 6-bit vector-sum phase shifter, 8 different phase states will be generated in each region. In order to minimize the gain tuning range of VGA, the minimum phase sate is set as about 2.82 • . So, 2.82 • , 8.44 • , 14.06 • , 19.69 • , 25.31 • , 30.94 • , 36.56 • and 42.19 • will be generated in the first region. In order to achieve 8 different phase states, the 8 current sources (M 13 ∼ M 20 ) are implemented, which are controlled by the 3-8 decoder. Therefore, only one signal of Q 1 ∼ Q 8 is high level, while only one of the current sources among M 13 ∼ M 20 is turned on at any time. According to [12] , the VGA with about 26.2 dB gain tuning range is needed to cover those phase states. The current values of M 13 ∼ M 20 are decided through simulation. The mapping between bias currents and phase states in region 1 and region 2 is shown in Table 1 . Because the biases are repeated between different quadrants, only the mappings in regions 1 and 2 are shown. All current sources are biased with current mirror and use the common bias voltage generated by M 22 and R 7 .
III. MEASUREMENT RESULTS
The proposed vector-sum phase shifter is fabricated in TSMC 0.18-um CMOS technology with size of 0.9 mm × 1.45 mm (Fig. 8) . The measurement was done with Agilent vector network analyzer N5247A. The power supply, control signals and ground pads were wire bonded to a PCB. The RF input and output ports of the phase shifter were connected to vector network analyzer with GSG probes and cables. The phase shifter consumes 16.5 mA from a 1.8 V supply. The measured 64 different gain states and RMS gain variation are shown in Fig. 9 . The measured 3-dB bandwidth of average gain is 13.4 -15.5 GHz with peak gain of 2.3 dB, while the RMS gain variation is 0.7 ∼ 1 dB across 3-dB bandwidth. The measured input return loss is > 16 dB from 13 ∼ 17 GHz, and the measured output return loss is 5 ∼ 17 dB in 3-dB bandwidth, which are shown in Fig. 10 . The measured 64 phase states are shown in Fig. 11 , and the RMS phase error is shown in Fig. 13(a) . The RMS phase errors without phase optimization are 3.3 • ∼ 5 • across 13 ∼ 17 GHz. For a better phase resolution, the phase optimization is conducted. In the measured 64 phase states, if a certain state has a big phase error, this state will be replaced with one of the measured adjacent phase settings to minimize the phase error. Repeating this process for all the phase states, the overall phase errors will be lowered greatly. In this way, although only 64 measured phase states are available, phase optimization for 6-bit phase shifter can also be carried out. It is possible that identical phase shift is shared by different phase states after phase optimizing. As shown in Fig. 14(a) , phase states 3 and 4, 28 and 29, 32 and 33, 58 and 59, 62 and 63 share the same phase shift, respectively. The phase errors of 64 states after phase optimization are shown in Fig. 14(b) , and the maximum phase error is < 3.6 • . The optimized RMS phase errors are 1.5 • ∼ 2.3 • across 13 ∼ 17 GHz, which are shown in Fig. 13(a) . Fixing the phase optimization, the RMS phase errors and gain variations at 15 GHz across 6 different chips are measured and shown in Fig. 13(b) . At 15 GHz, the RMS phase errors vary from 2 • to 2.3 • , and the RMS gain variations vary from 0.7 dB to 0.85 dB across 6 chips. The measurement results indicate that the phase resolution can be maintained over different chips without re-optimization. The measured input P 1dB is −11.4 ∼ −3.2 dBm across 13 -17 GHz, which is shown in Fig. 12 . The performances are summarized and compared with other phase shifters in Table 2 . Generally, RMS phase error and gain variation can be greatly lowered by calibration. The more phase settings are available, the better phase calibration can be conducted. Benefited from the proposed half-quadrant phase control technique and phase calibration method, the proposed vector-sum phase shifter achieves 6-bit phase resolution with only 64 different phase states. 
IV. CONCLUSION
In this paper, a novel half-quadrant control circuit based on the gain and phase symmetry is proposed. Compared with conventional vector-sum phase shifter, the control signals are greatly reduced, while the complexities of phase measurement, phase control and phase calibration in large-scale phase arrays are greatly lowered. As results, the proposed phase shifter use only 6-bit control signals and achieves 6-bit phase resolution, with RMS phase error of 1.5 • ∼ 2.3 • across 13 ∼ 17 GHz. The excellent performances and low phase measurement and calibration complexity demonstrate that the proposed phase shifter is a great candidate for large-scale phased-array systems.
